Quiz -1 : MES -18cs44

Reviewed by Editorial Team
The ProProfs editorial team is comprised of experienced subject matter experts. They've collectively created over 10,000 quizzes and lessons, serving over 100 million users. Our team includes in-house content moderators and subject matter experts, as well as a global network of rigorously trained contributors. All adhere to our comprehensive editorial guidelines, ensuring the delivery of high-quality content.
Learn about Our Editorial Process
| By VIJAY KUMAR
V
VIJAY KUMAR
Community Contributor
Quizzes Created: 1 | Total Attempts: 107
| Attempts: 107
SettingsSettings
Please wait...
  • 1/20 Questions

    AREA Directive – specifies chunks of data or code that are manipulated by the linker.

    • True
    • False
Please wait...
About This Quiz

Modules : 1 and 2
No. Of questions: 20
Total Marks :20
Duration : 30 Mins

Quiz -1 : MES -18cs44 - Quiz

Quiz Preview

  • 2. 

    ARM supports execution of Java Bytecodes. 

    • True

    • False

    Correct Answer
    A. True
    Explanation
    ARM processors are designed to support the execution of Java Bytecodes. This means that ARM-based devices, such as smartphones and tablets, can run Java applications efficiently. Java Bytecodes are platform-independent instructions that can be interpreted or compiled by a Java Virtual Machine (JVM). ARM processors are widely used in mobile devices due to their energy efficiency and performance, making them a suitable choice for running Java applications. Therefore, the statement "ARM supports execution of Java Bytecodes" is true.

    Rate this question:

  • 3. 

    Each instruction in ARM machines is encoded into __________ Word.

    • 2 byte

    • 4 byte

    • 8 byte

    • 3 byte

    Correct Answer
    A. 4 byte
    Explanation
    Each instruction in ARM machines is encoded into 4 bytes. This is because the ARM architecture uses a fixed instruction length of 32 bits, which is equivalent to 4 bytes. This allows for efficient instruction decoding and execution in ARM processors.

    Rate this question:

  • 4. 

               LDR R0, [R1,#4]! The given instruction is an example of __________

    • Preindex offset

    • Preindex with writeback

    • Relative index 

    • Postindex

    Correct Answer
    A. Preindex with writeback
    Explanation
    The given instruction "LDR R0, [R1,#4]!" is an example of Preindex with writeback. This is because the instruction loads the value at the memory address calculated by adding the value of register R1 and the immediate offset of 4, and stores it in register R0. The "!" symbol indicates that the value of R1 is updated after the memory access, making it a preindex with writeback operation.

    Rate this question:

  • 5. 

    ARM stands for _________

    • Advanced RISC Machine

    • Advanced RISC Memory system

    • Advanced Reduced Machine

    • Advanced and Rebulilt Machine

    Correct Answer
    A. Advanced RISC Machine
    Explanation
    ARM stands for Advanced RISC Machine. RISC stands for Reduced Instruction Set Computer, which is a type of computer architecture that uses a simplified set of instructions to improve performance. ARM processors are commonly used in mobile devices and embedded systems due to their low power consumption and high performance capabilities. The acronym "Advanced" in ARM signifies the advanced features and capabilities of the ARM architecture.

    Rate this question:

  • 6. 

    The additional duplicate register used in ARM machines are called as _______

    • Copied-registers

    • Banked registers

    • EXtra registers

    • Extential registers

    Correct Answer
    A. Banked registers
    Explanation
    Banked registers are additional duplicate registers used in ARM machines. These registers are used to store different states of the processor when switching between different execution modes or privilege levels. By using banked registers, the processor can quickly switch between modes without the need to save and restore the entire register set. This helps in improving the efficiency and performance of the ARM machine.

    Rate this question:

  • 7. 

    The No.of Pipelines  stages in ARM7, ARM9 and ARM10 respectively are 

    • 3,6,5

    • 4,6,5

    • 3,,5,6

    • 4,6,8

    Correct Answer
    A. 3,,5,6
    Explanation
    The correct answer is 3, 5, 6. This means that the ARM7 processor has 3 pipeline stages, the ARM9 processor has 5 pipeline stages, and the ARM10 processor has 6 pipeline stages. The number of pipeline stages in a processor refers to the number of steps or phases that a single instruction goes through during execution. Having more pipeline stages can increase the efficiency and performance of the processor as it allows for better instruction parallelism and overlap of different stages of instruction execution.

    Rate this question:

  • 8. 

    The conditional flag "V" in ARM refers to 

    • Overflow

    • Validation error

    • Violated Memory access

    • Variable access error 

    Correct Answer
    A. Overflow
    Explanation
    The conditional flag "V" in ARM refers to overflow. This flag is set when an arithmetic operation results in a value that is too large to be represented using the available number of bits. This can occur when adding or subtracting signed numbers, and indicates that the result of the operation is not valid. The "V" flag is used in conditional branching instructions to determine whether to execute certain instructions based on the outcome of the previous arithmetic operation.

    Rate this question:

  • 9. 
    Answer the following - ProProfs

    Answer the following

    • A

    • B

    • C

    • D

    Correct Answer
    A. C
  • 10. 

    Find odd one out 

    • CMP

    • CMN

    • BIC

    • TST

    Correct Answer
    A. BIC
    Explanation
    The odd one out in this sequence is BIC because it does not follow the pattern of starting with the letters "CM" like the other options.

    Rate this question:

  • 11. 

    Find odd one out 

    • Abort

    • Supervisor

    • User

    • Undefined

    Correct Answer
    A. User
    Explanation
    The odd one out in this list is "User" because it is the only term that is related to a person or individual, while the other terms ("abort," "supervisor," and "undefined") are more general concepts or technical terms.

    Rate this question:

  • 12. 

    What is the value of r0,r1 and r2 after execution of following code segment                                 mov r0, #04                mov r1, #02                add r2, r1, r0, lsl #01                 and r2, r2, #0F                 or r2, r2, #0F                 teq r1,r2  

    • 4,2,8

    • 8,2,0F

    • 4,2,0F

    • 8,2, 0A

    Correct Answer
    A. 4,2,0F
    Explanation
    The code segment first moves the value 4 into register r0 and the value 2 into register r1. Then it adds the values of r1 and r0 shifted left by 1 (multiplied by 2) and stores the result in register r2. The result of the addition is 8. Then it performs a bitwise AND operation between r2 and the hexadecimal value 0F, which sets all bits of r2 except the lower 4 bits to 0. This results in r2 having the value 8. Finally, it performs a bitwise OR operation between r2 and the hexadecimal value 0F, which sets all the lower 4 bits of r2 to 1. This results in r2 having the value 0F, which is 15 in decimal. Therefore, the values of r0, r1, and r2 after the execution of the code segment are 4, 2, and 0F respectively.

    Rate this question:

  • 13. 

    The effective address of the instruction written in Post-indexed mode, MOVE[Rn]+Rm is _______

    • EA = [Rn]

    • EA = [Rn + Rm]

    • EA = [Rn] + Rm

    • EA = [Rm] + Rn

    Correct Answer
    A. EA = [Rn]
    Explanation
    The effective address of the instruction written in Post-indexed mode, MOVE[Rn]+Rm is the value stored in the register Rn.

    Rate this question:

  • 14. 
    Answer the following - ProProfs

    Answer the following

    • A

    • B

    • C

    • D

    Correct Answer
    A. C
  • 15. 

    The addressing mode where the EA of the operand is the contents of Rn is ______

    • Pre-indexed mode

    • Pre-indexed with write back mode

    • Post-indexed mode

    • None of the mentioned

    Correct Answer
    A. Post-indexed mode
    Explanation
    Post-indexed mode is an addressing mode where the effective address (EA) of the operand is calculated using the contents of register Rn after the instruction is executed. In this mode, the value in Rn is added to the base address to determine the EA. This mode is useful when the address calculation depends on the result of the instruction.

    Rate this question:

  • 16. 
    Answer the following - ProProfs

    Answer the following

    • 10020021

    • 000000000

    • F000000

    • 0000000F

    Correct Answer
    A. 000000000
  • 17. 
    Answer the following - ProProfs

    Answer the following

    • A

    • B

    • C

    • D

    Correct Answer
    A. C
  • 18. 
    Answer the following - ProProfs

    Answer the following

    • A

    • B

    • C

    • D

    Correct Answer(s)
    A. A
    A. B
  • 19. 
    Answer the following - ProProfs

    Answer the following

    • 1024

    • 1004

    • 1028

    • 1008

    Correct Answer
    A. 1004
  • 20. 
    Answer the following - ProProfs

    Answer the following

    • A

    • B

    • C

    • D

Quiz Review Timeline (Updated): Mar 19, 2023 +

Our quizzes are rigorously reviewed, monitored and continuously updated by our expert board to maintain accuracy, relevance, and timeliness.

  • Current Version
  • Mar 19, 2023
    Quiz Edited by
    ProProfs Editorial Team
  • Apr 01, 2020
    Quiz Created by
    VIJAY KUMAR
Back to Top Back to top
Advertisement
×

Wait!
Here's an interesting quiz for you.

We have other quizzes matching your interest.