Stld Quiz-6 Cse B

Reviewed by Editorial Team
The ProProfs editorial team is comprised of experienced subject matter experts. They've collectively created over 10,000 quizzes and lessons, serving over 100 million users. Our team includes in-house content moderators and subject matter experts, as well as a global network of rigorously trained contributors. All adhere to our comprehensive editorial guidelines, ensuring the delivery of high-quality content.
Learn about Our Editorial Process
| By Arvind
A
Arvind
Community Contributor
Quizzes Created: 2 | Total Attempts: 306
| Attempts: 170
Quiz Flashcard
SettingsSettings
Please wait...
  • 1/10 Questions

    The advantage of a J-K flip-flop over an S-R FF is that 

    • It has fewer gates
    • It has only one output
    • It has no invalid states
    • It does not require a clock input
Please wait...
Stld Quiz-6 Cse B - Quiz
About This Quiz

.

Quiz Preview

  • 2. 

    Which among the following is not a mode of Flip Flop representation? 

    • Characteristic Equations

    • Excitation Tables

    • Truth Table

    • Variable Entered Mapping (VEM)

    Correct Answer
    A. Variable Entered Mapping (VEM)
    Explanation
    Variable Entered Mapping (VEM) is not a mode of Flip Flop representation. The other options, characteristic equations, excitation tables, and truth tables, are commonly used methods to represent and analyze Flip Flops. Characteristic equations express the next state of a Flip Flop in terms of its present state and input, excitation tables provide the input values required to transition between states, and truth tables show the relationship between input and output states. However, Variable Entered Mapping (VEM) is not a recognized mode of Flip Flop representation.

    Rate this question:

  • 3. 

    Which is the prohibited state/ condition in S-R latch and needs to be avoided due to unpredictable nature of output? 

    • S = R = 0

    • S = 0, R = 1

    • S = 1, R = 0

    • S = R = 1

    Correct Answer
    A. S = R = 1
    Explanation
    In an S-R latch, when both S and R inputs are set to 1, it creates a forbidden or prohibited state. This state is avoided due to the unpredictable nature of the output. When both inputs are set to 1, it causes the latch to enter into an undefined state where the output becomes unpredictable and can lead to unreliable results. Therefore, this state needs to be avoided in order to maintain the proper functioning and reliability of the S-R latch.

    Rate this question:

  • 4. 

    What would be the characteristic equation of SR latch corresponding to the K-map schematic shown below? ( symbol ‘ denotes not gate) 

    • S + RQn

    • S + R’Qn

    • S’ + RQn

    • (S + RQn’)’

    Correct Answer
    A. S + R’Qn
    Explanation
    The characteristic equation of an SR latch is a logical expression that describes the behavior of the latch. In this case, the correct answer is "S + R'Qn". This means that the output (Q) of the latch is equal to the logical OR of the inputs S and R'Qn. The prime symbol (') represents the logical NOT operation, so R' means the logical NOT of R. The expression S + R'Qn indicates that the output Q will be set to 1 when S is 1 or when R is 0 and Qn is 1.

    Rate this question:

  • 5. 

    Both JK and T flip Flop are derived from :

    • Basic S R latch

    • Basic D latch

    • Both 1 & 2

    • None of the above

    Correct Answer
    A. Basic S R latch
    Explanation
    Both JK and T flip flops are derived from the basic S R latch. This is because the S R latch is the simplest form of a flip flop, and the JK and T flip flops are modifications of the S R latch. The JK flip flop adds a toggle functionality by incorporating an additional input, while the T flip flop simplifies the input requirements by using a single input. Therefore, the correct answer is Basic S R latch.

    Rate this question:

  • 6. 

    If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be: 

    • A) SET b) RESET (OK) c) CLEAR d) Invalid a) SET b) RESET (OK) c) CLEAR d) Invalid SET

    • RESET

    • CLEAR

    • INVALID

    Correct Answer
    A. RESET
    Explanation
    When an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input, it is in the RESET state. If the R input goes to 0, it will remain in the RESET state. Therefore, the correct answer is RESET.

    Rate this question:

  • 7. 

    Master-slave J-K flip-flops are called pulse-triggered or level-triggered devices because input data is read during the entire time the clock pulse is at a LOW level. 

    • True

    • False

    • None of the above

    • Invalid Condition

    Correct Answer
    A. False
    Explanation
    Master-slave J-K flip-flops are actually called edge-triggered devices, not pulse-triggered or level-triggered. This is because the input data is read only at the rising or falling edge of the clock pulse, not during the entire time the clock pulse is at a LOW level.

    Rate this question:

  • 8. 

     Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?

    • Low input voltages

    • Asynchronous operation

    • Cross coupling

    • Gate impedance

    Correct Answer
    A. Cross coupling
    Explanation
    Latches constructed with NOR and NAND gates tend to remain in the latched condition due to cross coupling. Cross coupling refers to the feedback between the inputs and outputs of the latch, which helps to maintain the latched state. This feedback ensures that even if the input voltages change, the latch will continue to hold its state until explicitly reset. This is why latches constructed with NOR and NAND gates are commonly used in memory circuits and other applications where data retention is important.

    Rate this question:

  • 9. 

     In delay flip-flop, _______ after the propagation delay. 

    • Input follows input

    • Input follows output

    • Output follows input

    • Output follows output

    Correct Answer
    A. Output follows input
    Explanation
    In a delay flip-flop, the output changes after a certain propagation delay from the input. This means that the output follows the input, indicating that the output changes based on the input signal.

    Rate this question:

  • 10. 

    Consider a RS flip flop with both input set to 0. If a momentary ‘1’ is applied at the input S, then the output:

    • Q will flip from 0 to 1

    • Q will flip from 0 to 1 and then back to 0

    • Q will flip from 1 to 0

    • Q will flip from 1 to 0 and then back to 1

    Correct Answer
    A. Q will flip from 0 to 1
    Explanation
    When both inputs of the RS flip flop are set to 0, the output Q is also 0. If a momentary '1' is applied at the input S, it will set the output Q to 1, causing it to flip from 0 to 1. The other input R is still 0, so it does not affect the output. Therefore, the correct answer is that Q will flip from 0 to 1.

    Rate this question:

Quiz Review Timeline (Updated): Sep 5, 2023 +

Our quizzes are rigorously reviewed, monitored and continuously updated by our expert board to maintain accuracy, relevance, and timeliness.

  • Current Version
  • Sep 05, 2023
    Quiz Edited by
    ProProfs Editorial Team
  • Nov 20, 2017
    Quiz Created by
    Arvind
Back to Top Back to top
Advertisement