CPU Cram Sheet
From Proprofs
CPU Cram Sheet
Contents |
You are here: Home > Schools > Comptia > Comptia A+ >
Wiki Home >
A+ Certification Wiki
[edit section] Microprocessors
- The CPU (Central Processing unit) – Performs millions of calculations per second
- External data bus – Allows communications with the CPU by enabling data to be sent to and received from the CPU
- Registers – Provide a workplace for the CPU to perform and store the results of data processing
- Clock – Sets the speed of operation in the PC and also the CPU
- Address Bus – Used by the CPU to request data from a certain address in RAM, via the Northbridge
- Northbridge – A memory controller hub (MCH) connecting the CPU to the RAM
- Frontside bus – Physical pathways connecting the CPU to the Northbridge and RAM
- Backside bus – The Pathway that connects the CPU to L2 Cache
- Cache – Memory on the CPU that stores data that can be used by the CPU when system RAM is in a wait state. May be L1, L2 or even L3
- Pipeline – A series of steps the CPU takes to process a command. The Pentium Processor had a dual pipeline, whereas, the Pentium pro introduced a quad pipeline
- Address space – The maximum amount of RAM that a CPU can address. Defined by the width (in bits) for the address bus
- PGA – Square CPU packaging with metal pins underneath the packaging that fits into a socket on the motherboard
- SEC – Cartridge packaging for the CPU that looks like an expansion card and fits into a slot on the motherboard
- VRM – voltage regulator modules are used to set a specific voltage for a specific CPU as CUPs don't run at the same voltages as the motherboard
- Heat sink & fan – Attached to the CPU using a thermal compound. Different HS/F for different CPUs
- Liquid cooling – Active cooling has a pump and refrigeration system that cools the water. Passive cooling uses a radiator to cool the water and a reservoir to pump the water.
- 64 bit CPUs – The AMD Opteron can operate in 32 bit mode or 64 bit mode but needs to restart each time to change modes. The Intel Itanium is not backwards compatible with 32 bit software and needs special emulation software to run 32 bit code.
- Mobile CPUs – Used in laptop/notebook computers. Need to be smaller, use less power and run cooler than desktop CPUs.
- TCP (Tape Carrier Package) – CPU is directly soldered onto the motherboard which has the reasonability of keeping the CPU cool.
[edit section] Pentium CPUs
| CPU | Pentium | Pentium Pro | Pentium 2 | Pentium 3 | Pentium 4 |
| Generation | 5th | 6th | 6th | 6th | 7th |
| External speed Range | 50-66 & 66-75MHz | 60-66MHz | 66-100MHz | 100-133MHz | 100-133MHz (Quadrupled) |
| Internal speed Range | 60-200MHz 166-200MHz | 150-200MHz | 233-450MHz | 450MHz-1.26GHz | 1.3-3.06GHz |
| Voltage | 5V, 3.3V | 3.1V, 3.3V | 3.3V | 3.3V | 3.3V |
| Multiplier Range | x1-3, x2.5-x4.5 | x2.5-x3 | x3.5-x4.5 | x4-x10 | x13 & up |
| L1 cache | 16KB, 32KB | 16KB | 32KB | 32KB | 128KB |
| L2 cache | None | 256KB, 512KB, 1MB | 512KB | 256KB, 512KB | 256KB, 512KB |
| L3 cache | None | None | None | None | None |
| Package | PGA | SPGA | SEC | SEC, PGA | PGA |
| Sockets used | Socket4, 5 – 7 | Socket 8 | Slot 1 | Slot 1 – Socket 370 | Socket 423 – 478 |
| Max RAM | 4 GB | 4 GB | 4 GB | 4 GB | 4 GB |
[edit section] Celeron CPUs
| CPU | P2 Based | P3 Based | P4 Based |
| Generation | 6th | 6th | 7th |
| External speed Range | 66MHz | 66-100MHz | 100MHz (Quad Speed) |
| Internal speed Range | 266-700MHz | 533-700MHz | 850MHz -2.4GHz |
| Voltage | 3.3V | 3.3V | 3.3V |
| Multiplier Range | x4-x10.5 | x8-x11.5 | x8.5-x20.5 |
| L1 cache | 32KB | 32KB | 32KB |
| L2 cache | None, 128KB | 128KB | 128KB |
| L3 cache | None | None | None |
| Package | SEP, PGA | SEC, PGA | PGA |
| Sockets used | Slot 1, Socket 370 | Socket 370 | Slot 1, Socket 370 |
| Max RAM | 4Gb | 4GB | 4GB |
[edit section] Xeon CPUs
| CPU | P2 Based | P3 Based | P4 Based | Xeon MP |
| Generation | 6th | 6th | 7th | 7th |
| External speed Range | 100MHz | 100-133MHz | 100-133MHz (x4) | 100-133MHz(x4) |
| Internal speed Range | 400-500MHz | 500MHz-1GHz | 1.4-3.06GHz | 1.4-2GHz |
| Multiplier Range | x4-x4.5 | x5-x7.5 | x14-x28 | x14-x20 |
| L1 cache | 32KB | 32KB | 12KB | 12KB |
| L2 cache | 512KB-2MB | 256KB-2MB | 256-512KN | 256-512KB |
| L3 cache | None | None | None | None |
| Package | SEC | SEC | PGA | PGA |
| Sockets used | Slot 2 | Slot 2 | Socket 603 | Socket 603 |
| Max RAM | 4 GB | 4 GB | 4 GB | 4 GB |
[edit section] Itanium & Itanium 2
| CPU | Itanium | Itanium 2 |
| Generation | 8th | 8th |
| Physical Address | 44 bits | 50bits |
| FSB width | 64bits | 128bits |
| External speed Range | 133MHz (x4) | 100MHz (x4) |
| Internal speed Range | 733MHz, 833MHz | 900MHz, 1GHz |
| Multiplier Range | x6-x8.5 | x9-x10 |
| L1 cache | 32KB | 32KB |
| L2 cache | 96KB | 256KB |
| L3 cache | 2MB, 4MB | 1.5MB |
| Package | PAC | OLGA |
| Sockets used | Socket 418 | Socket 611 |
| Max RAM | 17.5 TB | 1.1 PB |
[edit section] AMD CPUs
[edit section] AMD K5 & K6
| CPU | K5 | K6 |
| Generation | 5th | 6th |
| External speed Range | 50-75MHz | 66-100MHz |
| Internal speed Range | 60-150MHz | 200-550MHz |
| Multiplier Range | x1.5-x2 | x3-x5.5 |
| L1 cache | 16KB | 32KB (K6, K6-2) 64KB (K6-3) |
| L2 cache | None | None (K6, K6-2) 256KB (K6-3) |
| L3 cache | None | None |
| Package | PGA | PGA |
| Sockets used | Socket 7 | Socket 7 |
| Max RAM | 4Gb | 4GB |
[edit section] Athlon CPUs
| CPU | Athlon | Duron | Thunderbird | Athlon XP |
| Generation | 6th6th | 6th | 6th | 7th |
| External speed Range | 100MHz (x2) | 100MHz (x2) | 100-133MHz (x2) | 133MHz (x2) |
| Internal speed Range | 500MHz-1GHz | 600MHz-1GHz | 650-1.4GHz | 1.3GHz(1500+) – 2.16GHz(3000+) |
| Multiplier Range | x5-x10 | x3.5-x14 | x3.5-x14 | x13-x16.5 |
| L1 cache | 128KB | 128KB | 128KB | 128KB |
| L2 cache | 512KB | 64KB | 256KB | 256KB, 512KB |
| L3 cache | None | None | None | None |
| Package | SEC | PGA | PGA | 462-pin PGA |
| Sockets used | Slot A | Socket A | Socket A | Socket A |
| Max RAM | 4 GB | 4 GB | 4 GB | 4 GB |
[edit section] AMD Opteron
| CPU | Opteron |
| Generation | 8th |
| Physical Address | 40 bits |
| FSB width | 128 bit |
| External speed Range | 6.4GB/Second (Hyper transport) |
| Internal speed Range | 1.4-1.8 GHz |
| Multiplier Range | x14-x20 |
| L1 cache | 128KB |
| L2 cache | 1MB |
| L3 cache | None |
| Package | PGA |
| Sockets used | Socket 940 |
[edit section] Discuss This
Feedback and discussion thread
Acknowledgement: Uploaded by Alexie
You can help and contribute to the community by expanding or improving this article (or starting new interesting articles). Click "edit this page" to get started.
Top 5 Contributors to this article
|
|||||||
